



Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices








Figure 1C (PRIOR ART)

Figure 1D (PRIOR ART)

#### Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices

2/26

Time Period

1 year

3 years

31536000

94608000

#### CALCULATION OF NV MEMORY CELL RETENTION CHARACTERISTICS

	1.00221-013	3.1033E-031 1.00002E-020 0.02017E	1.00-1002	0.00000	0 ,00.0
				1.9E+008	6 years
	b0, eV (barrier)	ε1 mr, effective mass ratio	T, K degree	2.8E+017	9 years
	2.9		300	3.8E+008	12 years
				4.7E+008	15 years
	С	b		9.1E+009	18 years
	1.0630E-006	2.3854E+008		6.6E+008	21 years
				7.6E+008	24 years
				8.5E+008	27 years
				9.5E+008	30 years
Lfg um		Channel length of floating gate device			
Wfg um		Channel width of floating gate device.	_4		
Hfg um		Thickness of floating gate polysilicon condu			
Wrx um		Width of floating gate overlapping shallow tr	ench isolation		
Ttunox A		Tunnel oxide thickness	L	tral anto for consoltivo co	ınlina
Tono A		Thickness of Oxide-Nitride-Oxide dielectric			phing
Tswox A		Thickness of sidewall oxide between floating			
Xfd um Xfs um		Length of floating gate overlapping drain reg			
		Length of floating gate overlapping source range of the electron tunneling region between			ina aste charae
Ainj um2 Cfc fF		Capacitance between the floating gate and		arce for resetting the float	ing gate charge
Cfsx fF		Capacitance between the floating gate and	_		
Cfd fF		Capacitance between the floating gate and			
Cfs fF		Capacitance between the floating gate and			
Cfg fF		Total floating gate capacitance	ine source		
Cr.wl		Control gate to floating gate coupling ratio			
Cr.src		Source junction to floating gate coupling ratio	in		
Vt,fg V		Threshold voltage of floating gate MOSFET			
Verase		Erase voltage applied to the source(not use			
Vfg,ini		Initial floating chaged voltage	,		
Viginii		Actual erase volatge (equal to applied + cha	arge stored on the floating)		
S		Derived parameter in the floating gate "eras			
X		Derived parameter in the floating gate "eras			
••					

Figure 1E (PRIOR ART)

Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices




Figure 1F (PRIOR ART)

# Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices

4/26

#### CALCULATION OF NV MEMORY CELL RETENTION CHARACTERISTICS

	CALCULA	TION OF INVINIENC	IN I CLLL IN		CHAINACTEINISTI					
					Seconds	Time Period				
	q0, C	m0, kg kb, J/K	h, J-s	hb, J-s	60	1 minute				
	1.6022E-019	9.1095E-031 1.38062E-03	23 6.62617E-034	1.05459E-034	3600	1 hour				
					86400	1 day				
	b0, eV (barrier)	ε1 mr, effective	mass ratio	T, K degree	604800	1 week				
	2.9		.5	300	2592000	1 month				
					31536000	1 year				
	С	b			1.3E+008	4 years				
	1.0630E-006	2.3854E+008			5E+008	16 years				
					1E+009	32 years				
Lfg um	0.6000	Channel length of floating gat	e device			•				
Wfg um	1000.0000	Channel width of floating gate	device.							
Hfg um		Thickness of floating gate poly								
Wrx um	0.5000	Width of floating gate overlap	oing shallow trench	isolation						
Ttunox A		Tunnel oxide thickness	· ·							
Tono A	190	Thickness of Oxide-Nitride-Ox	hickness of Oxide-Nitride-Oxide dielectric between floating gate and control gate for capacitive coupling							
Tswox A			hickness of sidewall oxide between floating gate and control gate for sidewall coupling							
Xfd um	0.0500	ength of floating gate overlapping drain region of the floating gate MOSFET								
Xfs um		ength of floating gate overlapping source region of the floating gate MOSFET								
Ainj um2		rea of the electron tunneling region between the floating gate and the source for resetting the floating gate charge								
Cfc fF			apacitance between the floating gate and the control gate							
Cfsx fF	0.4313	apacitance between the floating gate and the silicon substrate								
Cfd fF	0.1078	Capacitance between the floa	apacitance between the floating gate and the drain							
Cfs fF	0.7547	Capacitance between the floa	ting gate and the s	ource						
Cfg fF	1090.8295	Total floating gate capacitance	э							
Cr,wl	0.9988	Control gate to floating gate c	oupling ratio							
Cr,src	0.0007	Source junction to floating gat	e coupling ratio							
Vt,fg V	0.90	Threshold voltage of floating of	ate MOSFET							
Verase	0.00	Erase voltage applied to the s	ource(not used he	e, set to zero)						
Vfg,ini		Initial floating chaged voltage								
Va	0.00	Actual erase volatge (equal to	applied + charge :	stored on the floating	ng)					
S		Derived parameter in the float								
X	1.27E+011	Derived parameter in the float	ing gate "erase" ed	quation						

Figure 1G (PRIOR ART)

Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices




Figure 1H (PRIOR ART)

# Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices

6/26

#### CALCULATION OF NV MEMORY CELL RETENTION CHARACTERISTICS

						Seconds	Time Period			
	q0, C	m0, kg	kb, J/K	h, J-s	hb, J-s	60	1 minute			
	1.6022E-019	9.1095E-031	1.38062E-023	6.62617E-034	1.05459E-034	3600	1 hour			
						86400	1 day			
	b0, eV (barrier)	εl	mr, effective ma	iss ratio	T, K degree	604800	1 week			
	2.9	3.9	0.5		300	2592000	1 month			
						31536000	1 year			
	С	b				1.3E+008	4 years			
	1.0630E-006	2.3854E+008				5E+008	16 years			
						1E+009	32 years			
Lfg um	0.6000	Channel length	of floating gate d	levice						
Wfg um	1000.0000	Channel width	of floating gate de	evice.						
Hfg um	0.0900	Thickness of flo	ating gate polysi	licon conductor						
Wrx um	0.5000	Width of floating	gate overlappin	g shallow trench	isolation					
Ttunox A		Tunnel oxide th								
Tono A	190	Thickness of Ox	hickness of Oxide-Nitride-Oxide dielectric between floating gate and control gate for capacitive coupling							
Tswox A	300	Thickness of sid	hickness of sidewall oxide between floating gate and control gate for sidewall coupling							
Xfd um	0.0500	Length of floating	ength of floating gate overlapping drain region of the floating gate MOSFET							
Xfs um			ength of floating gate overlapping source region of the floating gate MOSFET							
Ainj um2	0.0438	Area of the elec	rea of the electron tunneling region between the floating gate and the source for resetting the floating gate charge							
Cfc fF	1089.5358	Capacitance be	apacitance between the floating gate and the control gate							
Cfsx fF	0.4059	Capacitance be	apacitance between the floating gate and the silicon substrate							
Cfd fF	0.1015	Capacitance be	tween the floating	g gate and the d	rain					
Cfs fF	0.7103	Capacitance be	tween the floatin	g gate and the s	ource					
Cfg fF	1090.7534	Total floating ga	ate capacitance							
Cr,wi	0.9989	Control gate to	Control gate to floating gate coupling ratio							
Cr,src	0.0007	Source junction	to floating gate of	coupling ratio						
Vt,fg V	0.90	Threshold volta	ge of floating gat	e MOSFET						
Verase	0.00	Erase voltage a	pplied to the sou	rce(not used he	e, set to zero)					
Vfg,ini	-5.00	Initial floating chaged voltage								
Va	0.00	Actual erase vo	latge (equal to a	oplied + charge	stored on the floati	ng)				
S	4.09E+017	Derived parame	Derived parameter in the floating gate "erase" equation							
X	1.20E+011	Derived parame	eter in the floating	gate "erase" ed	quation					

Figure 11 (PRIOR ART)

Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices




Figure 1J (PRIOR ART)

Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices




Figure 1K

# Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices

9/26

#### CALCULATION OF NV MEMORY CELL RETENTION CHARACTERISTICS

						Seconds	Time Period	
	q0, C	m0, kg I	kb, J/K	h, J-s	hb, J-s	2592000	1 month	
	1.6022E-019	9.1095E-031	1.38062E-023	6.62617E-034	1.05459E-034	5184000	2 months	
						7776000	3 months	
	b0, eV (barrier)	εΙ ι	mr, effective ma	ss ratio	T, K degree	10368000	4 months	
	2.9	3.9	0.5		300	12960000	5 months	
						15552000	6 months	
	С	b				18144000	7 months	
	1.0630E-006	2.3854E+008				20736000	8 months	
						23328000	9 months	
						25920000	10 months	
						28512000	11 months	
						31104000	12 months	
Lfg um	0.6000	Channel length o	of floating gate d	evice		33696000	13 months	
Wfg um	1000.0000	Channel width of	floating gate de	vice.		36288000	14 months	
Hfg um	0.0900	Thickness of floa	ting gate polysil	icon conductor		38880000	15 months	
Wrx um	0.5000	Width of floating	gate overlapping	41472000	16 months			
Ttunox A	65	Tunnel oxide thic	kness	-				
Tono A	190	Thickness of Oxid	Thickness of Oxide-Nitride-Oxide dielectric between floating gate and control gate for capacitive coupling					
Tswox A	300	Thickness of side	ewall oxide betw	een floating gat	e and control gate for	sidewall coupling		
Xfd um	0.0500	Length of floating	gate overlappii	ng drain region o	of the floating gate Mo	OSFET		
Xfs um	0.3500	Length of floating	gate overlappii	ng source region	of the floating gate f	MOSFET		
Ainj um2	0.0438	Area of the electr	ron tunneling reg	gion between the	e floating gate and the	e source for resetting the floati	ng gate charge	
Cfc fF	1089.5358	Capacitance bety	ween the floating	g gate and the c	ontrol gate			
Cfsx fF	0.5308	Capacitance bety	ween the floating	g gate and the s	ilicon substrate			
Cfd fF	0.1327	Capacitance bety	ween the floating	g gate and the d	rain			
Cfs fF	0.9288	Capacitance bety	ween the floating	g gate and the s	ource			
Cfg fF	1091.1281	Total floating gat	e capacitance					
Cr,wl	0.9985	Control gate to fle	oating gate coup	oling ratio				
Cr,src	0.0009	Source junction t	o floating gate o	oupling ratio				
Vt,fg V		Threshold voltage						
Verase		Erase voltage ap		rce(not used he	e, set to zero)			
Vfg,ini		Initial floating cha						
Va					stored on the floating)	)		
S		Derived paramet						
X	1.56E+011	Derived paramet	er in the floating	gate "erase" ed	uation			

Figure 1L

Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices




Figure 1M

# Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices

#### 11/26

#### CALCULATION OF NV MEMORY CELL RETENTION CHARACTERISTICS

						Seconds	Time Period		
	q0, C	m0, kg	kb, J/K	h, J-s	hb, J-s	60	1 minute		
	1.6022E-019		1.38062E-023	6.62617E-034	1.05459E-034	3600	1 hour		
						86400	1 day		
	b0, eV (barrier)	٤1	mr. effective ma	ass ratio	T, K degree	604800	1 week		
	2.9	3.9	0.5		300	1209600	2 weeks		
						2592000	1 month		
	С	b				5184000	2 months		
	1.0630E-006	2.3854E+008				10368000	4 months		
						15552000	6 months		
						20736000	8 months		
						25920000	10 months		
						31104000	12 months		
Lfg um	0.6000	Channel length	of floating gate of	levice		36288000	14 months		
Wfg um			of floating gate de			41472000	16 months		
Hfg um			ating gate polysi						
Wrx um			gate overlappin		isolation				
Ttunox A		Tunnel oxide th		•					
Tono A	190	Thickness of O	Thickness of Oxide-Nitride-Oxide dielectric between floating gate and control gate for capacitive coupling						
Tswox A						e for sidewall coupling			
Xfd um					of the floating gate				
Xfs um					of the floating ga				
Ainj um2	0.0438	Area of the elec	tron tunneling re	gion between the	e floating gate and	d the source for resetting the	floating gate charge		
Cfc fF			tween the floatin						
Cfsx fF	0.5308	Capacitance be	tween the floatin	g gate and the s	ilicon substrate				
Cfd fF			tween the floatin						
Cfs fF	0.9288	Capacitance be	tween the floatin	g gate and the s	ource				
Cfg fF	1091,1281	Total floating ga	ate capacitance						
Cr,wl	0.9985	Control gate to	Control gate to floating gate coupling ratio						
Cr,src	0.0009	Source junction	to floating gate of	coupling ratio					
		·					•		
Vt,fg V	0.90	Threshold volta	ge of floating gat	e MOSFET					
Verase	0.00	Erase voltage a	pplied to the sou	rce(not used her	e, set to zero)				
Vfg,ini		Initial floating cl							
Va	0.00	Actual erase vo	latge (equal to a	pplied + charge :	stored on the float	ting)			
S			eter in the floating						
X	1.56E+011	Derived parame	eter in the floating	g gate "erase" ed	<sub>l</sub> uation				

### Figure 1N

Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices




Figure 10

## Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices

13/26

#### CALCULATION OF NV MEMORY CELL RETENTION CHARACTERISTICS

					Seconds	Time Period			
	q0, C	m0, kg kb, J/K	h, J-s	hb, J-s	60	1 minute			
	1.6022E-019	9.1095E-031 1.38062E-02	3 6.62617E-034	1.05459E-034	3600	1 hour			
					86400	1 day			
	b0, eV (barrier)	εl mr, effective ι	nass ratio	T, K degree	604800	1 week			
	2.9	3.9 0	5	300	1209600	2 weeks			
					2592000	1 month			
	С	b			5184000	2 months			
	1.0630E-006	2.3854E+008			10368000	4 months			
					15552000	6 months			
					20736000	. 8 months			
					25920000	10 months			
					31104000	12 months			
Lfg um	0.6000	Channel length of floating gate	device		36288000	14 months			
Wfg um	1000.0000	Channel width of floating gate	device.		41472000	16 months			
Hfg um	0.0900	Thickness of floating gate poly	silicon conductor						
Wrx um	0.5000	Width of floating gate overlapp	ing shallow trench	n isolation					
Ttunox A	60	Tunnel oxide thickness							
Tono A	190	Thickness of Oxide-Nitride-Ox	hickness of Oxide-Nitride-Oxide dielectric between floating gate and control gate for capacitive coupling						
Tswox A	300	Thickness of sidewall oxide be	hickness of sidewall oxide between floating gate and control gate for sidewall coupling						
Xfd um	0.0500	Length of floating gate overlap	ength of floating gate overlapping drain region of the floating gate MOSFET						
Xfs um			ength of floating gate overlapping source region of the floating gate MOSFET						
Ainj um2	0.0438	Area of the electron tunneling	region between th	e floating gate and	d the source for resetting the floa	ating gate charge			
Cfc fF	1089.5358	Capacitance between the float	ing gate and the o	control gate					
Cfsx fF	0.5750	Capacitance between the float	ing gate and the s	silicon substrate					
Cfd fF	0.1438	Capacitance between the float	ing gate and the d	Irain					
Cfs fF	1.0063	Capacitance between the float	ing gate and the s	ource					
Cfg fF	1091.2608	Total floating gate capacitance	)	,					
Cr,wl	0.9984	Control gate to floating gate of	oupling ratio						
Cr,src	0.0009	Source junction to floating gat	e coupling ratio						
Vt,fg V		Threshold voltage of floating g							
Verase		Erase voltage applied to the s	ource(not used he	re, set to zero)					
Vfg,ini		Initial floating chaged voltage							
Va		Actual erase volatge (equal to			ting)				
S		Derived parameter in the float	~ ~	•					
X	1.69E+011	Derived parameter in the float	ng gate "erase" e	quation					

Figure 1P

## Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices







Figure 1Q

Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices









Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices




Figure 3B

Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices







Figure 3C


Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices









Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices






Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices

21/26



#### **VOLTAGES DURING PROGRAMMING OPERATION**

### Figure 4C



**VOLTAGES DURING SENSING OPERATION** 

Figure 4D




Figure 4E






Figure 4F








Figure 4K




Figure 4L

Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices




Figure 4M





Figure 4N



Batteryless, oscillatorless, analog time cell usable as an horological device with associated programming methods and devices




Figure 4P